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!BSTRACT  ¾  4HE PAPER PRESENTS AN ORIGINAL ANALOGTODIGITAL  CONVERTER  !$#	 ARRAY MEETING  THE  CON
STRAINING REQUIREMENTS IN RESOLUTION SPEED SIZE AND LOW POWER CONSUMPTION OF HIGHPERFORMANCE LOWCOST
VIDEO CAMERAS 4HE CONVERTER ARRAY IS BASED ON !$# CELLS RELYING ON A CYCLIC REDUNDANT SIGNED DIGIT 23$	
ALGORITHM SUPPORTING COMPARATORS WITH EXTENDED TOLERANCE ! PROTOTYPE !$# ARRAY COMPOSED OF  CON
VERTERS WAS INTEGRATED IN A uM #-/3 PROCESS AND TESTED )T IS FEATURING AN  BIT RESOLUTION FOR AN ACTIVE
AREA OF  MM AND A POWER CONSUMPTION OF  M7 AT A SAMPLING RATE OF  -3S WITH A VOLTAGE SUPPLY
OF  6 4YPICAL $., AND )., VALUES OF   AND  –   ,3" RESPECTIVELY WERE MEASURED FOR EACH
!$# CELL -OREOVER AN OVERALL 3.2 OF  D" CAN BE ACHIEVED WITH A DIGITAL OFFCHIP OFFSET COMPENSATION
I.     INTRODUCTION
In many domains, especially in the emerging field
of battery-powered multimedia devices, a steadily in-
creasing demand for high-performance low-power and
low-cost video cameras is observed, motivated by a
variety of promising application potentialities.
The image acquisition is nowadays commonly per-
formed by solid-state image sensors, which are most
often integrated on dedicated process-specific circuits
(e.g. CCDs), separately from subsequent AD convert-
ers and electronics. Besides higher packaging costs,
this solution requires fast analog signal multiplexing
and off-chip interconnection, implying in turn an in-
creased power consumption, and a reduced noise im-
munity. Usually, the sensors are connected to a single
FAST ADC (Fig. 1.a), such as a pipelined ADC [1], or
other kinds of ADCs [2, 3], contributing again to an
increased power consumption. In addition, few of them
are featuring a sufficiently small silicon area [4].
The discussed limitations can be alleviated using
more recent low-power CMOS-compatible image sen-
sors [5, 6], which can be integrated jointly to the AD
converters. In particular, it is then possible to take fully
advantage of the inherently parallel structure of image
sensors, by using an array of slower but power opti-
mised ADCs, as represented in Fig. 1b. However, one
is then faced to potential matching difficulties: any
offset, gain, or timing mismatch BETWEEN the multiple
ADC channels results in fixed-pattern effects reducing
the overall absolute resolution of the conversion [7].
Compared to formerly published structures suffer-
ing from limitations in area, speed, or power consump-
tion, e.g. [8], the key motivation of this paper is to
show that ADC arrays can meet the requirements of
low-power video applications in terms of achieved
resolution, speed/area factor, and power consumption.
A prototype of an 8-bit ADC array consisting of 32
converters is presented, relying on a cyclic AD con-
verter chosen for its performance in power consump-
tion, small area, and sufficing speed [9]. The input
multiplexing scheme is optimized accordingly. The
prototype is featuring an overall resolution of 8-bit, an
equivalent sampling rate of 2 MegaSamples/sec per
mm2, and a power consumption resulting in an energy
of less than 1 nJ per sample (1MS/s per mW), which is
one of the lowest figures reported to date [3].
The paper is organised as follows. Section II de-
scribes the constituent cyclic AD converter, whereas
the ADC array architecture is discussed in Section III.
Section IV is then presenting experimental results. The
conclusions are finally drawn in Section V.
II.     CYCLIC RSD AD CONVERTER
!  !LGORITHM AND IMPLEMENTATION
The selected AD converter, fully described in [10],
is based on the cyclic RSD (Redundant Signed Digit)
algorithm depicted in Fig. 2. Cyclic converters are
known to require a very accurate comparison, with a
tolerated inaccuracy smaller than half an LSB. This
constraint can advantageously be alleviated using an
RSD conversion scheme relying on two simple com-
parators, whose tolerated inaccuracy can reach up to
half the reference voltage 6REF, regardless of the
number of bits. The inaccuracy of the comparison is
then digitally compensated during the progress of the
conversion cycle, by transforming the redundant digital
result into a two’s complement representation.
An efficient switched capacitor implementation of
the algorithm, as proposed in [9], is used. The input
signal is sampled at the very beginning of the conver-
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  &IG :   a) Single ADC and b) Multiple ADC configuration.
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sion process, so that no sample & hold device is re-
quired. The large tolerance comparators are realised
using simple strobed cross-coupled inverters. This
implementation offers the next advantages [9]:
• offset of the analog devices and switch charge injec-
tion only result in a digital offset; the response
linearity is in particular not affected;
• saturation of the active devices doesn’t occur for
low level input signals (no distortion), and causes a
saturation of the digital response only.
"  ,OWPOWER TECHNIQUES
To achieve a low power consumption, several tech-
niques were jointly applied. The first consisted in using
two-stage Miller OTAs, that are well suited for low-
voltage operation. The corresponding differential p-
MOS input transistors are working in weak inversion
to get a higher DC gain and a lower offset. Second,
capacitor values of 1 pF were selected as a good trade-
off between matching requirements and power con-
sumption. Third, the local logic (generation of switch
signals, RSD to 2’s complement conversion) was care-
fully reduced to the minimum number of components.
#  2ESOLUTION
The overall resolution of an ADC array is limited
by the mismatch between the channels, and by the
accuracy of the ADC itself. The response of the RSD
conversion considered at the Ith iteration is given by:
( ) ( ) OFFREFIII 66"6X6X +×+×+×+= - be 12 1 (1)
where I6X , REF6 , and OFF6 represent the actual signal
voltage, the reference voltage, and the offset voltage,
respectively. The ternary output bit (-1, 0, 1) is given
by I" , whereas e  and b  denote error factors con-
nected to voltage doubling and reference subtraction.
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The ADC design described in this paper has a doubling
error given by (2), where A  is the OTA DC gain, 1#
and 2#  corresponding to the capacitors used for vol-
tage doubling. According to [10], the maximum abso-
lute DNL (Differential Non-Linearity) amounts to:
32 -×@ N-AX$., e (3)
where N  indicates the number of bits resolved. Ac-
cording to (2) and (3), LSB2.0@-AX$.,  for an 8
bit converter, for a maximum capacitor mismatch of
%4.0=E  (double-poly CMOS process), and a DC
gain of A = 66 dB. The INL (Integral Non-Linearity)
depends in turn on the way the mismatch occurs, i.e.
whether it is compensating the error induced by the
finite gain of the OTA, or not. Fig. 3 shows the DNL
and INL simulated under worst case conditions.
$  ,AYOUT IMPLEMENTATION
The pitch of the converter was selected to satisfy
two contradictory constraints: on one side it should be
as small as possible to stack many devices in a limited
area, whereas on the other side it should remain large
enough to preserve the square shape of the capacitors
(better matching conditions). The layout is organised
so that analog and digital parts are clearly separated to
improve noise immunity. All supply and clock lines are
drawn perpendicularly to the ADC cell to simplify
interconnections and minimize area. Analog crosstalk
between adjacent ADC cells is reduced by means of
diffusion guard rings placed into the substrate
wherever possible. Most important for CMOS sensor
applications, the ADC has to be protected from light
by a second metal layer to avoid charge generation and
collection in the active areas; conversion inaccuracy
and power consumption would otherwise increase. Fig.
4 shows the designed floorplan of the RSD converter,
with a size of  980 x 60 m m2.
III.     ARRAY ARCHITECTURE
!  3TRUCTURAL AND OPERATIONAL ORGANISATION
The interconnection between the image sensor and
the ADC array is supported by an -  lines-wide ana-
log bus, so as to take full advantage of the inherently
parallel structure of image sensors, while disposing of
i >= n                           i < n
Vx > Vth Vx <- Vth
Vx = Vin   i = 0
bi = 1,
Vxi+1 = 2Vxi - Vref
i = i + 1
bi = 0,
Vxi+1 = 2 Vxi
bi = -1,
Vxi+1 = 2Vxi + Vref
&IG :   Cyclic RSD conversion algorithm.
  
   &IG :   a) DNL and b) INL for the RSD cyclic converter,
    with %4.0=E , and dB66=A .
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a certain flexibility in the organisation of the ADC
array. The  pitch of the ADC cell can this way be fixed
independently of the pixel pitch of the image sensor.
Clearly, during each operational clock period of the
ADC array, -  pixel signals are conveyed to a bank of
-  converters for simultaneous signal sampling. From
the  N  clock periods needed by the RSD converters to
perform an N -bit conversion, only the first one de-
voted to signal sampling requires a connection to the
analog bus. The remaining )1( -N  periods are then
processed internally, so that the analog bus can be
released to let other converter banks perform signal
acquisitions. Globally, the ADC array is thus organised
as a time-interleaved parallel ADC structure, com-
posed of N  banks of -  converters each.
Fig. 5 shows the architecture retained for the de-
signed prototype circuit, with 8=N  and 4=- ,
resulting in a total of 32 converters. The N  ADC banks
are steered by selection lines controlling the sampling
phase occurring at the beginning of the conversion
cycles (cf Fig. 5). The corresponding timing diagram is
given in Fig. 6. The ADC array is connected to an
experimental 128 x 8 pixel CMOS image sensor imple-
mented on the same chip.
The proposed architecture is offering a high level
of flexibility, the parameter -  providing an easy way
for adjusting the overall sampling rate. Moreover, the
constituent ADCs are operating at an -  times lower
clock rate, which is beneficial for low-power design.
"  )NPUT AND OUTPUT DATA MULTIPLEXING SCHEME
As shown in Fig. 7, the column lines of the sensor
are grouped into sets of four signals, which are succes-
sively connected to the analog bus under the control of
an input addressing shift register (SR). Similary, the 8
bit-parallel output data produced by the ADCs are read
out through a time-multiplexed digital bus, controlled
by an output addressing SR. Whereas the input SR is
operating at the same rate than the ADC cells (cf
CLOCK!$#  signal), the output SR is running four
times faster (cf CLOCK/54  signal) to keep track of the
information flow. Fig. 8 shows the timing diagram of
the output multiplexing.
#  2ESOLUTION LIMITATIONS FOR !$# ARRAYS
Two types of resolutions are considered for ADC
arrays, namely the resolution of the constituent ADC
cell, and the overall resolution achieved by interpreting
the array as a single converter. The ADC cell resolu-
tion is limited by the quantisation error, and by the
limited linearity. The average error power between the
best fit line BXA +×  and the measured transfer func-
tion of the ADC cell can be expressed as in [11]:
2
d=P%  ,    with   ( )BXAXX +×-= ˆ)(d (4)
in which Xˆ  is the quantised level of X , and A  and B
are error minimization terms corresponding to the best
fit of the converter gain and offset. In case several
converters are used in an array configuration, the best
fit line of the Ith converter will be specified by parame-
ters IA  and IB . Ideally, all converters should satisfy
0AAI =  and 0BBI = , I" . Hence, if we assume that
IA  and IB  are equally distributed random Gaussian
variables with variances 2As  and  
2
B
s , the SNR corre-
sponding to a sinusoidal input signal is given by [11]:
)2(log10 22210 ass BA3.2 ×+×-= (5)
where a  is the amplitude of the sinusoidal input.
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IV.     EXPERIMENTAL RESULTS
A prototype chip consisting of an array of 32  8-bit
RSD converters, including a 128x8 Active Pixel Sen-
sor, exposure logic, and input/output multiplexing, was
fabricated in the ALP1LV 1-m m CMOS process of
EM-Microelectronic Marin, Switzerland. The chip lay-
out is shown in Fig. 9. The bias and reference voltages
used for the ADC array and the sensor column ampli-
fiers were generated off-chip. A synopsis of the experi-
mental results is provided in Table I.
The 32 constituent converters are working at a sam-
pling frequency of 128 kS/s, corresponding to an over-
all sampling rate of 4.2 MS/s. The core of the ADC
array (incl. input/output multiplexing) features a power
consumption of ca. 4 mW for a supply voltage of
– 1.3V. The prototype circuit is working properly from
– 1.2V to – 1.6V. All constituent ADC cells are achiev-
ing an 8 bit resolution. The intrinsic ADC noise is
higher than expected, but can clearly be reduced in fu-
ture designs by proper shielding. The overall resolution
of the ADC array is then limited by the offset variance
(corresp. SNR of 42 dB), the gain variance having a
small effect (equiv. SNR of 60 dB). Fig. 10 provides
the superposition of the 32 ADC error functions (incl.
saturation domains) after digital offset compensation.
The image sensor characteristics are not reported here.
  
  &IG :    Superposed error functions of the 32 ADC
cells for a rail-to-rail analog input voltage.
V.     CONCLUSION
An original ADC array meeting the requirements of
battery-powered video cameras regarding resolution,
speed, area, and power consumption, was presented.
The concept was tested with a prototype circuit com-
posed of an array of 32 8-bit cyclic RSD ADC cells,
that features one of the lowest power consumption fig-
ures reported today, cf Table I. The overall resolution
is mainly limited by the inter-channel offset, which can
easily be compensated digitally, resulting in an overall
resolution of 7.2 ENB (effective number of bit).
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TABLE  I
EXPERIMENTAL RESULTS (Vdd = – 1.3 V, 25 ° C)
'ENERAL DATA
Overall sampling rate: 4.2 MHz
Active area (1 m m CMOS tech.): 2.1 mm2
Power consumption: 4 mW
Input signal range:
– (Vdd – Vsat)
3INGLE 23$ !$# CELL
Typical SNR ( IMPROVABLE ):
Typical DNL (8 bit):
Typical INL (8 bit)*:
Input-referred noise:
45 dB
- 0.5 / + 0.2 LSB
–  0.4 LSB
< 0.5 LSB
!$# !RRAY
Inter-channel gain variance:
    Equivalent SNR (5):
Inter-channel offset variance:
    Equivalent SNR (5):
ENB (effective number of bit):
With digital offset correction:
0.1% (0.25 LSB)
60 dB
0.6% (1.5 LSB)
42 dB
6.7 bit
7.2 bit
* referred to the best-fit line
&IG :   Layout of the ADC array chip.
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